   <An attempt has been made to eliminate duplications in our mailing list>
<Please accept our apology in case you receive several copies of this message>
              <Please forward to colleagues, faculty & students> 

look also at: http://arch.cs.ucdavis.edu/Micro32

                            CALL FOR PAPERS
                                MICRO-32
                             Haifa, Israel 
                          November 16-18, 1999

   THE 32nd ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE
                Sponsored by IEEE TC-MICRO and ACM SIGMICRO              

Important Dates:
  paper submission:   June 1, 1999
  Acceptance:         August 6, 1999
  Final version:      September 3, 1999

General co-chairs: Ronny Ronen, Intel Israel, ronen@iil.intel.com 
                   Matthew Farrens, UCDavis, farrens@cs.ucdavis.edu 
Program chair:     Ilan Spillinger, Intel Israel, ilans@iil.intel.com 

The annual MICRO conference has provided a key venue for the dissemination 
of ideas and advances in the field of computer microarchitecture research. 
MICRO is the premier forum for discussing and debating issues relating to 
instruction-level parallelism, compilation techniques and micro- 
architectures. This year's conference in Haifa promises to be an 
invigorating and rewarding continuation of this conversation. The goals of 
this conference are to bring together researchers in fields related to 
instruction-level parallelism, to encourage interaction, and to further the 
state of the art in high-performance computing. Papers are solicited in 
areas such as the following: 

- ILP architectures and designs: superscalar, VLIW, multithread, low power... 
- Compiler techniques for instruction-level parallelism: Software
  pipelining, global scheduling, register allocation, memory disambiguation, 
  novel optimizations 
- Advanced SW & HW speculation schemes: Branch, Value prediction 
- Theoretical foundations of instruction-level parallelism and/or fine-grain
  parallelism 
- Hardware/compiler techniques for improving memory system performance 
- Hardware/software techniques for fine-grain parallel processing 
  Object code translation 
- Microarchitectures for high performance graphics accelerators 
- Hardware/software techniques for efficient systems on a single chip

THE DEADLINE FOR SUBMISSIONS IS JUNE 1, 1999. Complete instructions on how 
to electronically submit your paper (5000 words maximum) are available on 
the Micro 32 Web site (http://arch.cs.ucdavis.edu/Micro32). Notification of 
acceptance will occur by August 6, 1999. The camera-ready copy of the 
accepted papers will be due on September 3, 1999. In order to minimize 
problems with your electronic submissions please ensure your PostScript 
submission can be previewed by ghostview. Contact farrens@cs.ucdavis.edu if 
you need any help with the electronic submission procedure.

This and other Conference information is available via the World Wide Web at 
http://arch.cs.ucdavis.edu/Micro32 

With the generous support of:
    Intel, Microsoft, HP Labs, IBM, National Semiconductor
