Very short answer questions. "True" and "False" are considered very short answers.

(1) Which is on average more effective, dynamic or static branch prediction?

(1) A program’s locality behavior stays constant over the run of an entire program.

(1) Does peak performance track observed performance?

(1) Predicting the direction of a branch is not enough. What else is necessary?

(1) Write down the average memory access time equation.

(1) Which type of cache miss can be changed by altering the mapping scheme?

(1) Which type of cache miss can be reduced by using longer lines?

(1) Which type of cache miss can be increased by using longer lines?

(1) What pipeline hazard can be avoided by "throwing money at the problem"?

(1) What pipeline hazard can be avoided using a technique known as value prediction?

(2) Clock rates have grown by a factor of 1000 while power consumed has only grown by a factor of 30. How was this accomplished?
(2) Does reducing the minimum feature size affect power density? How?

(2) Do benchmarks remain valid indefinitely? Why or why not?

(2) What does UMA stand for? Which is more sensitive to where data is placed, an UMA machine or a NUMA machine?

(2) What is Amdahl’s law (in words)?

(2) Why are there multiple dies per silicon wafer? Why not just fabricate one huge die per wafer?

(2) Prefetching is one technique for reducing the Miss Rate. List 2 others.

(2) Lowering the associativity is one technique for reducing the Hit Time. List 2 others.

(2) What is the relationship between speculation and power consumption?

(2) What is the difference between coherence and consistency?
(2) How is communication between processors done in a shared memory machine?

(2) What is the primary difference between Scoreboarding and Tomasulo’s algorithm?

(2) What are the two instructions used in RISC machines to support atomicity?

(2) What is the main difference between a commodity cluster and a custom cluster?

(3) Does the instruction set architecture have a significant impact on the ability to pipeline a processor? If so, explain your answer.

(3) Writes are inherently slower than reads. Why?

(3) Write down the 3-term CPU performance equation developed in class.

(3) What is the goal of the memory hierarchy? What two principles make it work? (Two types of the same principle, actually).
Short Answers:

(4) What is a victim cache? How does it work?

(4) Some instruction sets are harder to write virtual machine monitors for than others. Why is that? What makes one instruction set harder to write a virtual machine for than another one?

(4) Why do CMOS processors avoid accessing items that are located off-chip?

(4) What are the two main ways to define performance? How do they differ? Give an example task for each.

(4) What is a benchmark program? What is the perfect benchmark?
(4) In class we mentioned VLIW and Superscalar as two ways to circumvent the Flynn Limit of 1. There is another popular way - what is it? How does it work?

(4) Why is it difficult to come up with good benchmarks for parallel processors?

(3) Which is more expensive to build - a shared memory machine, or a message passing machine? Why?

(4) What is the definition of a basic block? Why is there a desire to create larger ones?

(4) What are the two biggest challenges in parallel processing? In other words, what two things are keeping parallel processors from being the dominant architecture?
(5) What does SMT stand for? What is SMT trying to accomplish? What is the difference between coarse MT, fine MT, and SMT?

(4) What does SIMD stand for? What does MIMD stand for? Give 1 advantage and 1 disadvantage to using a MIMD processor.

(4) Supporting precise interrupts in machines that allow out of order completion is a challenge. Briefly explain why, and give two different techniques that can be used to provide precise interrupts.

(4) Why is branch prediction important? List 3 existing dynamic Branch Prediction strategies in order of (average) decreasing effectiveness.

(4) Compare and contrast Superscalar and VLIW. Describe each, and list 2 advantages and 1 disadvantage of each approach.
(4) Snooping is one approach to providing coherence - state what the other main approach is, and briefly outline how each of them work.

(4) The memory system presents challenges to ILP designers as well. What is it about the memory system that makes it hard for compilers to optimize code, and also for execution units to achieve maximal performance? (This is not a question about technology, it’s a higher-level question).

(6) Understanding the hardware can influence how you write programs. Give at least 2 examples of how you might write software differently for a heavily pipelined machine verses a non-pipelined one.

(5) In an MOS device, there is a gate, drain, and source. Briefly explain how this device works. Pictures are welcome.
(3) Assuming a 16-bit address and a 256-byte Direct Mapped cache with a linesize=4, show how an address is partitioned/interpreted by the cache.

(3) Assuming a 16-bit address and a 160-byte 5-way SA cache with a linesize=2, show how an address is partitioned/interpreted by the cache.

(3) Given a 1 Megabyte physical memory, a 24 bit Virtual address, and a page size of 2K bytes, write down the number of entries in the Page Table, and the width of each entry.

(4) Given a 1 Megabyte physical memory, a 32 bit Virtual address, and a page size of 2K bytes, write down the number of entries in the Page Table, and the width of each entry. Is there a problem with this configuration? If so, how can you fix it?
In class, we talked about the cycle by cycle steps that occur on different interrupts. For example, here is what happens if there is an illegal operand interrupt generated by instruction i+1:

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>i</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+1</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>&lt;- Interrupt detected</td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+2</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>&lt;- Instruction Squashed</td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+3</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>&lt;- Trap Handler fetched</td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+4</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fill out the following table if instruction i+1 experiences a fault in the EX stage (arithmetic exception, for example):

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>i</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+1</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+2</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+3</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+4</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+5</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

What happens in this case?

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>i</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>&lt;- Data write causes Page Fault</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+1</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>&lt;- Illegal Opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+2</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+3</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+4</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i+5</td>
<td>IF</td>
<td>ID</td>
<td>RR</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

What is the maximum number of exceptions that could happen at one time in the above machine?