

12. (6) The standard MIPS has a 5-stage pipeline, and uses a branch delay slot. If the machine is redesigned to be a 9-stage pipeline, with the following stages:

F D RR E1 E2 M1 M2 M3 WB (where RR stands for Register Read)

How many branch delay slots will this new design require, assuming the branch condition is calculated and available at the end of E1? At the end of E2?

13. (12 pts) Here is a code sequence.

lw R2, 8(R10)

add R4, R2, R1

add R1, R2, R4

sw R2, 20(R0)


and R3, R5, R6

a) Assuming a standard 5-stage pipeline that does not support hazard detection and does no forwarding, insert as many NOPS as required in order to ensure this code runs correctly. (Remember, writes to the register file occur on the first half of the cycle, and reads occur during the second half).

b) Circle the NOPS that can be removed if forwarding and hazard detection logic is implemented.

c) Reorder the code to remove as many stalls as possible (assuming there is no forwarding logic). How many cycles does it take now?

Here is a diagram of the machine.



14. (6) Fill in the microcode steps necessary to perform an instruction fetch.

S t e p	P C i n	P C o u t	I R i n	I R o u t	R S 1 o u t	R S 2 o u t	R D i n	# 0 o u t	# 1 o u t	M D R i n	M D R o u t	M A R i n	M A R o u t	M e m R e a d	M e m W r i t e	SE	Imm	X i n	ALU 0	ALU 1	Z i n	Z o u t
0																						
1																						
2																						
3																						
4																						
5																						

15. (6) Now that you have done the instruction fetch, fill in the microcode steps necessary to perform the following instruction: SW R2, 5(R0)

S	P	P	I	I	R	R	R	R	#	M	M	Z	Z	M	X	#	A	A	M	M	I
t	C	C	R	R	S	S	D	D	0	D	D	i	o	A	i	1	L	L	r	w	m
p	i	o	i	o	l	2	i	o	o	R	R	n	u	R	n	o	U	U	e	r	m
	n	u	n	u	o	o	n	u	u	i	o		t	i		u	0	1	a	i	
	t	t	t	t	u	u	t	t	t	n	u			n		t			d	t	
					t	t				t									e		
0																					
1																					
2																					
3																					
4																					
5																					

16. (6 pts) Suppose we want to use microcode to provide the control signals for this machine. Assuming the longest instruction takes 9 cycles, sketch the simplest microcode configuration that can be used in this machine (how many entries, how wide is each entry, what does each entry contain, etc.)

- (1) How many entries would it have?
- (1) How wide would each entry be?
- (2) What would be contained in each memory location?
- (2) How would the memory locations be accessed? (In other words, what signals would you use to create the memory address?)

17. (6 pts) This multi-cycle 12-bit machine is very similar to the MIPS multi-cycle 32-bit design in the book. List 3 significant differences between the two designs (and obvious, trivial things like "one is 32 bits and one is 12" don't count.)

21. (6) In class, we talked about the cycle by cycle steps that occur on different interrupts. For example, here is what happens if there is an illegal operand interrupt generated by instruction i (note this machine has a 6 stage pipeline):

	1	2	3	4	5	6	7	8	9	
i	IF	ID	RR	EX	MEM	WB	<- Interrupt detected			
i+1		IF	ID	RR	EX	MEM	WB	<- Instruction Squashed		
i+2			IF	ID	RR	EX	MEM	WB	<- Trap Handler fetched	
i+3				IF	ID	RR	EX	MEM	WB	
i+4					IF	ID	RR	EX	MEM	WB

Fill out the following table if instruction i+1 experiences a fault in the EX stage (Overflow, for example):

	1	2	3	4	5	6	7	8	9	10	
i	IF	ID	RR	EX	MEM	WB					
i+1		IF	ID	RR	EX	MEM	WB				
i+2			IF	ID	RR	EX	MEM	WB			
i+3				IF	ID	RR	EX	MEM	WB		
i+4					IF	ID	RR	EX	MEM	WB	
i+5						IF	ID	RR	EX	MEM	WB

What happens in this case?

	1	2	3	4	5	6	7	8	9	10	
i	IF	ID	RR	EX	MEM	WB	<- Execution stage has overflow				
i+1		IF	ID	RR	EX	MEM	WB	<- Inst Read causes Page Fault			
i+2			IF	ID	RR	EX	MEM	WB			
i+3				IF	ID	RR	EX	MEM	WB		
i+4					IF	ID	RR	EX	MEM	WB	
i+5						IF	ID	RR	EX	MEM	WB

22. (3) What is the maximum number of exceptions that could happen at one time in the above machine? Why?