Very short answer questions. You must use 10 or fewer words. "True" and "False" are considered very short answers.

[1] Predicting the direction of a branch is not enough. What else is necessary?

[1] Which is on average more effective, dynamic or static branch prediction?

[1] Does an average program’s locality behavior remain the same during the entire run of the program, or does it vary?

[1] Which type of cache miss can be reduced by using shorter lines?

[1] Which type of cache miss can be reduced by using longer lines?

[1] Using a different mapping scheme will reduce which type of cache miss?

[1] As transistors and wires shrink, what happens to the power density?

[2] When we talk about the number of operands in an instruction (a 1-operand or a 2-operand instruction, for example), what do we mean?

[2] There are two main ways to define performance - what are they?

[2] What are the two instructions used in RISC machines to support atomicity?

[2] What is the main difference between a commodity cluster and a custom cluster?

[2] There are two major challenges to obtaining a substantial decrease in response time when using the MIMD approach. What are they?

[2] The Operating System needs to know what two things in order to deal with an interrupt?
Short Answers (20 or fewer words)

[2] What is a benchmark program?

[2] Do benchmark programs remain valid indefinitely? Why or why not?

[3] Over the years, clock rates have grown by a factor of 1000 while power consumed has only grown by a factor of 30. How was this accomplished without melting the chip?

[3] Why is it difficult to come up with benchmarks that will work across all classes of parallel processors?

[3] Speculation is a very useful technique for improving performance. However, it is not being used as extensively as it once was - why not?

[3] Which is harder to write a program for, a shared memory machine or a message passing machine? Why?

[3] Which is more expensive to build - a shared memory machine, or a message passing machine? Why?
[3] What is the definition of a basic block? Why is there a desire to create a bigger one?

[3] What is "leakage" current? If Vdd is lowered, what happens to the amount of leakage current, and why?

[3] Why is it so difficult for the processing elements on a CMOS-based chip to communicate with things located off the chip?

[4] Supporting precise interrupts in a machine that allows out of order completion is a challenge. What is the definition of a precise interrupt? Why is it important to support them? What hardware structure do modern machines use to accomplish this?

[4] What is the primary difference between superscalar and VLIW processors? Give two advantages to using a superscalar processor, and 1 advantage to using a VLIW.
4] Processors have been built that were able to issue 8 instructions at a time. However, these processors are no longer being built - why not? Why would you choose a 3-issue machine over an 8-issue machine?

3] The designer has the choice of using a physically addressed cache or a virtually addressed cache. Explain the difference, and give 1 advantage for each.

4] An important program spends 30% of its time doing memory operations (loads and stores). By redesigning the memory hierarchy you can make the memory operations 80% faster (take 20% as long), or you can redesign the hardware to make the rest of the machine 30% faster (take 70% as long). Which should you do and why? (You must show your work to get full credit.)

3] You are responsible for designing a new embedded processor, and for a variety of reasons you must use a fixed 22 bit instruction size and you must support at least 32 different opcodes. You would like to use a 3-operand instruction format, and have 64 registers. If it is possible to do this, draw what an instruction would look like. If it is not possible explain why, and give at least 2 different ways to solve the problem.
[14] For each of the following techniques, circle the arrow(s) associated with each of the terms in the Average Memory Access Time which indicates how (on average) that term is affected. If there is more than one answer, then circle more than one term. For example, if the HT goes up, you would circle the up arrow - if the HT goes down, circle the down arrow. If the HT is unaffected, do not circle anything. Assume there is a single L1 cache.

<table>
<thead>
<tr>
<th>Technique</th>
<th>HT:</th>
<th>MR:</th>
<th>MP:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decreasing cache size</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Increasing Associativity</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Increasing Line/Block size</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Nonblocking cache</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Compiler optimizations (Excluding prefetching)</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Hardware Prefetching</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Adding an L2 cache (Affect on L1 parameters)</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Physically Addressed Cache</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Adding a Victim Cache (Assume it is accessed in parallel)</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
<tr>
<td>Adding a Victim Cache (Assume it is not accessed in parallel)</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
</tbody>
</table>

[5] In your first design of a 4-stage pipeline (F/D,E,M,W) F/D takes 50 time units, E takes 26, M takes 52 and W takes 26.

a) What will the clock cycle time be for this pipeline?

b) Is it a balanced pipeline? If not, explain what you could do to make it more balanced. What would the cycle time be now?
[9] Understanding the hardware can influence how you write high-level programs. You have been writing C programs for a high performance, *non-pipelined* machine. You have recently received a promotion, and now your job is to write C programs for a heavily pipelined, high performance processor with an advanced tournament-style branch predictor. Your programs must execute as fast as possible (the emphasis is on response time, not throughput), and your code will be compiled using a highly optimizing compiler on the -O3 setting.

a) Give an example of how you will change the way you write your C program. Explain in detail why you decided to make the change (what is the problem you are overcoming?)

b) Give another example of how you will change the way you write your C program. Explain in detail why you decided to make the change (what is the problem you are overcoming?)

c) Which of your two changes is likely to make the biggest difference in performance, and why?

[2] Look at the figure below, then write below each machine if it is more likely to be a message passing or a shared memory design.

![Design Approach A](image1)

Design Approach A

![Design Approach B](image2)

Design Approach B
The MIPS implementation we used in class has a 5-stage pipeline, writes to the register file during the first half of the cycle and reads during the second half, and uses both a branch delay slot and a load delay slot. If the machine is redesigned to be a 7-stage pipeline, with the following stages:

```
F    D    E1    E2    M1    M2    WB
```

a) Assuming this machine has a branch predictor and the branch condition is calculated by the end of the D stage, how big is the branch penalty (measured in cycles) when the prediction is incorrect? What if the branch condition is not calculated until the end of E2?

b) How many load delay slots would this machine need (assuming it has forwarding logic and you are forwarding to E1) assuming the memory returns the value by the end of M2? M1?

c) What type of data hazard does the above pipeline need to worry about?

d) If the above pipeline were modified to support out of order completion, what new data hazard would be introduced?

e) If in addition to completing out of order, instructions were allowed to issue out of order, what new data hazard would be introduced?
[3] Assuming a 23-bit address and a 1024-byte Direct Mapped cache with a linesize=8, show how an address is partitioned/interpreted by the cache.

[3] Assuming a 23-bit address and a 320-byte 10-way SA cache with a linesize=2, show how an address is partitioned/interpreted by the cache.

[2] Assuming a 23-bit address and a 724-byte FA cache with a linesize=4, show how an address is partitioned/interpreted by the cache.

[2] Given a 2 Megabyte physical memory, a 27 bit Virtual address, and a page size of 1K bytes, write down the number of entries in the Page Table, and the width of each entry.

[5] Given a 1 Gigabyte physical memory, a 42 bit Virtual address, and a page size of 8K bytes, write down the number of entries in the Page Table, and the width of each entry. Is there a problem with this configuration? If so, how can you fix it?
In this question, we are going to wire up a 12-bit processor. The machine is word-addressable, where a word is 12 bits. Immediates are sign extended, Offset is not. The machine has 3 different instruction formats: R, I, and J. Memory takes a single cycle to return a value.

R-type: \((Arithmetic \ and \ logical: \ rd = rs1 \ OP \ rs2)\)

<table>
<thead>
<tr>
<th>Opcode</th>
<th>rd</th>
<th>rs1</th>
<th>rs2</th>
<th>funct</th>
</tr>
</thead>
<tbody>
<tr>
<td>11-8</td>
<td>7-6</td>
<td>5-4</td>
<td>3-2</td>
<td>1-0</td>
</tr>
</tbody>
</table>

I-type: \((Arithmetic \ and \ logical: \ rd = rs1 \ OP \ Immediate)\)

<table>
<thead>
<tr>
<th>Opcode</th>
<th>rd</th>
<th>rs1</th>
<th>Immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>11-8</td>
<td>7-6</td>
<td>5-4</td>
<td>3-0</td>
</tr>
</tbody>
</table>

J-type: \((Jump: \ PC = Offset)\)

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>11-8</td>
<td>7-0</td>
</tr>
</tbody>
</table>

The ALU can perform 7 functions, written this way: OP [ALU 2 ALU1 ALU0]

XOR [011], ADD [010], AND [001], OR [000], NOTA [111], NOTB [110], INCREMENTB [101]

Here are some of the instructions that have been defined:

<table>
<thead>
<tr>
<th>Name</th>
<th>Opcode(Funct)</th>
<th>Name</th>
<th>Opcode(Funct)</th>
<th>Name</th>
<th>Opcode(Funct)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP</td>
<td>0000(00)</td>
<td>lw</td>
<td>0001(xx)</td>
<td>sw</td>
<td>0011(xx)</td>
</tr>
<tr>
<td>NOTA</td>
<td>1000(00)</td>
<td>BEQZ</td>
<td>0100(xx)</td>
<td>j</td>
<td>0101(xx)</td>
</tr>
<tr>
<td>AND</td>
<td>1000(01)</td>
<td>AND Imm</td>
<td>1001(xx)</td>
<td>ADD</td>
<td>1100(01)</td>
</tr>
<tr>
<td>OR</td>
<td>1000(10)</td>
<td>OR Imm</td>
<td>1010(xx)</td>
<td>ADD Imm</td>
<td>1101(xx)</td>
</tr>
<tr>
<td>XOR</td>
<td>1000(11)</td>
<td>XOR Imm</td>
<td>1011(xx)</td>
<td>SUB</td>
<td>1100(01)</td>
</tr>
</tbody>
</table>

Here are the control signals.

<table>
<thead>
<tr>
<th>PCin</th>
<th>IRin</th>
<th>MDRin</th>
<th>MARin</th>
<th>Zin</th>
<th>RDin</th>
<th>Imm</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCoutB1</td>
<td>PCoutB2</td>
<td>IRoutB1</td>
<td>IRoutB2</td>
<td>MDRout</td>
<td>Zout</td>
<td>RDoutB2</td>
</tr>
<tr>
<td>RS1outB2</td>
<td>RS2outB1</td>
<td>MemRead</td>
<td>MemWrite</td>
<td>ALU2</td>
<td>ALU1</td>
<td>ALU0</td>
</tr>
</tbody>
</table>
Here is a diagram of the machine using 2 busses.

[9] Fill in the microcode steps necessary to perform an instruction fetch (incrementing the PC is considered part of fetch). Assume the memory can respond in a single cycle.

| State | P | I | M | D | D | R | Z | I | I | P | P | M | Z | R | R | S | S | R | A | A | M | M | I |
| 0     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 2     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 3     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 4     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
Your company is considering adding an indirect addressing mode to this machine. It would work as follows: \( Address = mem[mem[rs1]+Immediate] \), and braces would be used to indicate the addressing mode should be used. Given this information, write the microcode for this new instruction: \( \text{LW R1, \{8(R3)\}} \)  
(Note: this is a different addressing mode than in the previous exam)

| Step | P | I | M | A | D | D | R | Z | I | R | P | C | D | Z | R | S | R | A | A | M | M | I |
| 0    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 2    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 3    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 4    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 5    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

If I add processors but keep the job size the same, am I measuring strong or weak scaling? Does this correspond most closely to response time or throughput?

The CPI of the [ThisSpaceAvailableForRent] 2400 is 2, assuming a perfect memory system (all references to memory take a single cycle.) Unfortunately, we must use a more realistic memory system - an instruction cache with a miss rate of 2% and a miss penalty of 25 cycles, and a data cache with a miss rate of 10% and a miss penalty of 50 cycles. If 30% of all instructions are loads or stores, what does the CPI become in this case?
There is a diagram of the same machine using a single bus instead of 2 busses.

[8] Fill in the microcode steps necessary to perform the following instruction: **SW R1, 9(R3)**
Here is a code sequence. This is (obviously) generic code.

INSTRUCTION 1
NOP
INSTRUCTION 2
INSTRUCTION 3
INSTRUCTION 4

Label: INSTRUCTION 5
NOP
NOP
NOP
INSTRUCTION 6
INSTRUCTION 7
INSTRUCTION 8

breq CONDITION,Label ; branch to Label if CONDITION

Assume there are the following dependencies in this code:

RAW between "INSTRUCTION 1" and "INSTRUCTION 2"
RAW between "INSTRUCTION 5" and "INSTRUCTION 6"
RAW between "INSTRUCTION 7" and "breq"

WAW between "INSTRUCTION 3" and "INSTRUCTION 4"
WAW between "INSTRUCTION 5" and "INSTRUCTION 7"

WAR between "INSTRUCTION 6" and "INSTRUCTION 7"

Draw in the arrows, and then indicate how you would schedule the code to remove the maximum number of stalls. How many are left when you are done?
Here is a code sequence.

```
store R4, 200(R7)
and R5, R7, R4
load R2, 100(R5)
add R3, R2, R6
sub R1, R7, R1
add R1, R4, R7
```

Assuming a standard 5-stage pipeline that does not support hazard detection and does no forwarding,

a) Indicate all dependencies (draw lines/arrows between them, and write beside each line/arrow which hazard is involved).

b) Insert as many No Operations (NOPS) as required in order to ensure this code runs correctly. (Remember, writes to the register file occur on the first half of the cycle, and reads occur during the second half).

c) Circle the NOPs that can be removed if forwarding and hazard detection logic is implemented.

d) There are things the static scheduler does not know which makes guaranteeing correctness difficult. What if, at execution time, R5=400 and R7=300? Will your dependency graph and ability to schedule this code change? If so, explain/show how.
Here is a code sequence.

```
add R1, R2, R3
sub R1, R5, R1
lw  R4, 0(R7)
xor R11, R12, R13
add R6, R9, R4
and R9, R3, R5
```

Assuming a 7-stage pipeline (F,D,E1,E2,M1,M2,WB) that does not support hazard detection, does no forwarding, and does not use a branch delay slot.

a) Indicate all dependencies (draw lines/arrow between them, and write beside each line/arrow which hazard is involved).

b) Insert as many No Operations (NOPS) as required in order to ensure this code runs correctly. (Remember, writes to the register file occur on the first half of the cycle, and reads occur during the second half).

c) Circle the NOPs that can be removed if forwarding and hazard detection logic is implemented. Assume data on a read returns at the end of M2, and is needed at the beginning of E1. Also assume that on an arithmetic instruction, data is ready at the end of E2, but not at the end of E1.
Assume our machine has 8 logical and 16 physical registers. On the left below is the code you are dealing with. On the right below is the register mapping upon entering the code sequence.

\[
\begin{array}{ll}
\text{lw} & \text{R4, 0(R7)} \\
\text{sub} & \text{R6, R6, R4} \\
\text{and} & \text{R4, R3, R5}
\end{array}
\]

\[
\begin{array}{|c|c|}
\hline
\text{Logical} & \text{Physical} \\
0 & 1 \\
1 & 2 \\
2 & 3 \\
3 & 4 \\
4 & 5 \\
5 & 6 \\
6 & 7 \\
7 & 8 \\
\hline
\end{array}
\]

Free Pool:  9,10,11,12,13,14,15,0

(a) Indicate all the dependencies on the code segment above.

(b) Rewrite the code sequence below using the actual physical register names instead of the logical ones.

\[
\begin{array}{ll}
\text{lw} & \text{P___, 0(P8)} \\
\text{sub} & \text{P___, P7, P___} \\
\text{and} & \text{P___, P4, P6}
\end{array}
\]

(c) Now indicate all the dependencies in the above renamed code.
Suppose I have a 3-issue multithreaded machine, and there are 3 threads - A, B, and C. Assume:

The number of independent instructions Thread A can find (in order): 1, then 3, then 0
The number of independent instructions Thread B can find (in order): 3, then 0, then 3
The number of independent instructions Thread C can find (in order): 2, then 1, then 1

Fill in the following table assuming fine-grained scheduling is being used.

<table>
<thead>
<tr>
<th>Time</th>
<th>Slot1</th>
<th>Slot2</th>
<th>Slot3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fill in the following table assuming the use of coarse-grained scheduling.

<table>
<thead>
<tr>
<th>Time</th>
<th>Slot 1</th>
<th>Slot2</th>
<th>Slot3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Now, repeat the process assuming the use of simultaneous multithreading on a 5-issue multithreaded machine with 4 threads - A, B, C and D. Assume:

The number of independent instructions Thread A can find (in order): 1, then 2, then 0, then 1
The number of independent instructions Thread B can find (in order): 3, then 2, then 1, then 2
The number of independent instructions Thread C can find (in order): 0, then 1, then 3, then 1
The number of independent instructions Thread D can find (in order): 1, then 0, then 1, then 1

<table>
<thead>
<tr>
<th>Time</th>
<th>Slot1</th>
<th>Slot2</th>
<th>Slot3</th>
<th>Slot4</th>
<th>Slot5</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
[6] In class, we talked about the cycle by cycle steps that occur on different interrupts. For example, here is what happens if there is an illegal operand interrupt generated by instruction i (note this machine has a 7 stage pipeline and supports imprecise interrupts. RR stands for Register Read):

\[
\begin{array}{cccccccccccc}
1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 \\
\hline
i & IF & ID & RR & EX & M1 & M2 & WB & & & & <- Interrupt detected \\
i+1 & IF & ID & RR & EX & M1 & M2 & WB & & & & <- Instruction Squashed \\
i+2 & IF & ID & RR & EX & M1 & M2 & WB & & & & <- Trap Handler fetched \\
i+3 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+4 & IF & ID & RR & EX & M1 & M2 & WB & & & &
\end{array}
\]

Fill out the following table if for the same machine, instruction i experiences a fault in the M2 stage (page fault, for example):

\[
\begin{array}{cccccccccccc}
1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 \\
\hline
i & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+1 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+2 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+3 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+4 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+5 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+6 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+7 & IF & ID & RR & EX & M1 & M2 & WB & & & &
\end{array}
\]

Assuming precise interrupts are being supported, what happens in this case?

\[
\begin{array}{cccccccccccc}
1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 \\
\hline
i & IF & ID & RR & EX & M1 & M2 & WB & & & & <- M1 stage has page fault \\
i+1 & IF & ID & RR & EX & M1 & M2 & WB & & & & <- EX stage has arithmetic fault \\
i+2 & IF & ID & RR & EX & M1 & M2 & WB & & & & <- Inst Decode has Illegal Instruction \\
i+3 & IF & ID & RR & EX & M1 & M2 & WB & & & & <- IF stage has page fault \\
i+4 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+5 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+6 & IF & ID & RR & EX & M1 & M2 & WB & & & & \\
i+7 & IF & ID & RR & EX & M1 & M2 & WB & & & &
\end{array}
\]

What is the maximum number of exceptions that could happen at a single time in the above machine (assuming no hardware errors)? Explain how you got your answer.