

# **Technology Overview**


#### Atoms and Valence Electrons




### Conduction and Valence Bands




## **Energy Band Gaps in Materials**




## N-type and P-type Doping




### PN Junction







### Forward Biased PN Junction




### Reverse Biased PN Junction




## Reverse Biased PN Junction




## Forward Biased PN Junction




## N-type MOSFET




## N-type MOSFET




## N-type MOSFET (off)




# N-type MOSFET (Conducting)




# N-type MOSFET (Conducting)




## N-type MOSFET (pinchoff)





## Different modes of operation






Linear operating region (ohmic mode)









Saturation mode

# Threshhold Voltage



Lundstrom EE-612 F06

## Threshhold Voltage



 $V_T$  selection is a trade-off between high on-current (low  $V_T$ ) and low off-current (high  $V_T$ ).

**High-performance** (high  $I_{ON}$ ):


$$V_{DD} = 1.1V$$
  
 $V_T = 0.17V$  (15% of  $V_{DD}$ )

**Low-power** (low  $I_{OFF}$ ):

$$V_{DD} = 1.2V$$
  
 $V_T = 0.52V$  (43% of  $V_{DD}$ )

60 nm node from ITRS 2005 Ed.

## Subthreshold Leakage



### Water Pressure Affects Results



### Challenges to MOSFET size reduction

#### Higher subthreshold conduction

As MOSFET geometries shrink, the voltage that can be applied to the gate must be reduced to maintain reliability. To maintain performance, the threshold voltage of the MOSFET has to be reduced as well. As threshold voltage is reduced, the transistor cannot be switched from complete turn-off to complete turn-on with the limited voltage swing available; the circuit design is a compromise between strong current in the "on" case and low current in the "off" case, and the application determines whether to favor one over the other. Subthreshold leakage (including subthreshold conduction, gate-oxide leakage and reverse-biased junction leakage), which was ignored in the past, now can consume upwards of half of the total power consumption of modern high-performance VLSI chips.

#### Increased gate-oxide leakage

- The gate oxide, which serves as insulator between the gate and channel, should be made as thin as possible to increase the channel conductivity and performance when the transistor is on and to reduce subthreshold leakage when the transistor is off. However, with current gate oxides with a thickness of around 1.2 nm (which in silicon is ~5 atoms thick) the quantum mechanical phenomenon of electron tunneling occurs between the gate and channel, leading to increased power consumption.
- <u>Silicon dioxide</u> has traditionally been used as the gate insulator. Silicon dioxide however has a modest dielectric constant. Increasing the dielectric constant of the gate dielectric allows a thicker layer while maintaining a high capacitance (capacitance is proportional to dielectric constant and inversely proportional to dielectric thickness). All else equal, a higher dielectric thickness reduces the <u>quantum tunneling</u> current through the dielectric between the gate and the channel.
- Insulators that have a larger <u>dielectric constant</u> than silicon dioxide (referred to as <u>high-k dielectrics</u>), such as group IVb metal silicates e.g. <u>hafnium</u> and <u>zirconium</u> silicates and oxides are being used to reduce the gate leakage from the 45 nanometer technology node onwards.
- On the other hand, the barrier height of the new gate insulator is an important consideration; the difference in <u>conduction band</u> energy between the semiconductor and the dielectric (and the corresponding difference in <u>valence band</u> energy) also affects leakage current level. For the traditional gate oxide, silicon dioxide, the former barrier is approximately 8 <u>eV</u>. For many alternative dielectrics the value is significantly lower, tending to increase the tunneling current, somewhat negating the advantage of higher dielectric constant.
- The maximum gate-source voltage is determined by the strength of the electric field able to be sustained by the gate dielectric before significant leakage occurs. As the insulating dielectric is made thinner, the electric field strength within it goes up for a fixed voltage. This necessitates using lower voltages with the thinner dielectric.

• ,

### Challenges to MOSFET size reduction

#### Increased junction leakage

To make devices smaller, junction design has become more complex, leading to higher doping levels, shallower junctions, "halo" doping and so forth, [35][36] all to decrease drain-induced barrier lowering (see the section on junction design). To keep these complex junctions in place, the annealing steps formerly used to remove damage and electrically active defects must be curtailed [37] increasing junction leakage. Heavier doping is also associated with thinner depletion layers and more recombination centers that result in increased leakage current, even without lattice damage.

#### Lower output resistance

• For analog operation, good gain requires a high MOSFET output impedance, which is to say, the MOSFET current should vary only slightly with the applied drain-to-source voltage. As devices are made smaller, the influence of the drain competes more successfully with that of the gate due to the growing proximity of these two electrodes, increasing the sensitivity of the MOSFET current to the drain voltage. To counteract the resulting decrease in output resistance, circuits are made more complex, either by requiring more devices, for example the <u>cascode</u> and <u>cascade amplifiers</u>, or by feedback circuitry using <u>operational amplifiers</u>.

#### Lower transconductance

• The <u>transconductance</u> of the MOSFET decides its gain and is proportional to hole or <u>electron mobility</u> (depending on device type), at least for low drain voltages. As MOSFET size is reduced, the fields in the channel increase and the dopant impurity levels increase. Both changes reduce the carrier mobility, and hence the transconductance. As channel lengths are reduced without proportional reduction in drain voltage, raising the electric field in the channel, the result is velocity saturation of the carriers, limiting the current and the transconductance.

#### Interconnect capacitance

• Traditionally, switching time was roughly proportional to the gate capacitance of gates. However, with transistors becoming smaller and more transistors being placed on the chip, interconnect capacitance (the capacitance of the metal-layer connections between different parts of the chip) is becoming a large percentage of capacitance. [38] [39] Signals have to travel through the interconnect, which leads to increased delay and lower performance.

### Challenges to MOSFET size reduction

#### Heat production

 The ever-increasing density of MOSFETs on an integrated circuit creates problems of substantial localized heat generation that can impair circuit operation. Circuits operate more slowly at high temperatures, and have reduced reliability and shorter lifetimes. Heat sinks and other cooling devices and methods are now required for many integrated circuits including microprocessors.


#### Process variations

• With MOSFETS becoming smaller, the number of atoms in the silicon that produce many of the transistor's properties is becoming fewer, with the result that control of dopant numbers and placement is more erratic. During chip manufacturing, random process variations affect all transistor dimensions: length, width, junction depths, oxide thickness *etc.*, and become a greater percentage of overall transistor size as the transistor shrinks. The transistor characteristics become less certain, more statistical. The random nature of manufacture means we do not know which particular example MOSFETs actually will end up in a particular instance of the circuit. This uncertainty forces a less optimal design because the design must work for a great variety of possible component MOSFETs. See <u>process variation</u>, <u>design for manufacturability</u>, <u>reliability engineering</u>, and <u>statistical process control</u>. [40]


#### Modeling challenges

• Modern ICs are computer-simulated with the goal of obtaining working circuits from the very first manufactured lot. As devices are miniaturized, the complexity of the processing makes it difficult to predict exactly what the final devices look like, and modeling of physical processes becomes more challenging as well. In addition, microscopic variations in structure due simply to the probabilistic nature of atomic processes require statistical (not just deterministic) predictions. These factors combine to make adequate simulation and "right the first time" manufacture difficult


### **NMOS** Inverter




## **NMOS** Inverter



## **CMOS Inverter**



# Silicon Ingots




# Silicon Ingot




# Silicon Ingot




# **Creating Silicon Wafers**




# **Creating Silicon Wafers**



## Silicon Wafers




## **Fabrication**




### Fabrication 1-3


1. Grow field oxide




#### Fabrication 4-6




#### Fabrication 7-9




#### Fabrication 10-12







#### 12. Etch metal




# **Fabrication Steps**



# **Fabrication Steps**



## NMOS and PMOS devices



# Wires and Scaling






Fig. 1.9. (a) Interconnects in a given process technology. (b) Ideally scaled interconnects in the next process generation.


# Feature Layout



## Cross-section of Final Product




# **VLSI** Layout



# VLSI Layout of NAND Gate

#### TWO INPUT NAND GATE




MINIMUM SIZE GATE


LENGTH = 2
WIDTH = 4

SIZED GATES


NMOS PMOS
W 8
L 2
L 2




# 8-input Device




# Die and External Connections



# Die with Active Circuits, I/O



# **EPROM**



## **Some Circuits**

