1. (10 pts) We're going to play Final (exam) Jeopardy! Associate the following answers with the appropriate question. (You are given the "answers": Pick the "question" that goes best with each "answer".) The first one has been done for you.

## "Answers:"

z. Anywhere but here. v

1a. Memory that does not go away when the power is turned off.
1b. A small fast memory holding recently accessed data and/or instructions.
1c. A technique used in CD-ROM Drives to increase storage density.
1d. The ability of an I/O device to write directly into memory.
1e. A binary digit appended to a group of binary digits to make the sum of all the digits an even number.

1f. A setup that requires the use of a clock.
1g. A type of memory that uses capacitors to store data.
1h. A structure that holds recent mappings of virtual to physical addresses.
1i. A Flip Flop.
1j. One penny.

## 'Questions:"

a) What is synchronous timing?
b) What is asynchronous timing?
c) What is a circuit that exhibits purely sequential behavior?
d) What is an Even Parity bit?
e) What is an Odd Parity bit?
f) How much did Professor Farrens spend on 200 burnable CD's?
g) What is a Cache?
h) What is DMA?
i) What is an Address Translation Lookaside Buffer (or TLB)?
j) What is an interrupt?
k) What is the goal of the Memory Heirarchy?

1) What is a Page?
m) What is a Page Fault?
n) What is Volatile memory?
o) What is Non-Volatile memory?
p) What is Constant Linear Velocity?
q) What is Constant Angular Velocity?
r) What is the goal of multiprogramming?
s) What is Static RAM?
t) What is Dynamic RAM?
v) Where would I rather be right now than where I am?
2. (4) In the ALU you designed in the homework, how did you differentiate between an operation being an "add" and an operation being a "subtract"? In other words, what bits were set/cleared in order to indicate that the values were to be added instead of subtracted? Why did this work so well?
3. (4) Page tables can be extremely large. Give one technique we discussed in class that requires less of the page table to be permanently resident in memory. (Using pictures here is a good idea.)
4. (4) A computer has a cache, main memory, and a disk. If a reference to the cache is a hit, it takes 3 ns to retrieve the data. If a reference misses in the cache, it takes 90 ns to fetch the item from memory and put it in the cache, at which point the request is reissued to the cache. If the required item is not in main memory, it takes 14 ms to fetch the word from the disk, followed by 90 ns to copy the word to the cache, and then the reference is reissued to the cache. The cache hit ratio is .93 and the main memory hit ratio is .83 . Write down the equation you would use to calculate the average time in nanoseconds to access a data item on this system.
5. (5) What is the goal of the memory heirarchy? What principle makes it possible to achieve this goal? Give the two types, and explain what they are.
6. (5) What is Cache Coherence, and why does it matter? Is it a concern only in parallel computers? Why or why not?
7. (5) What is the goal of a multiprogrammed operating system? Give 4 things that a multiprogrammed OS needs that a uniprogramming OS does not.
8. (5) Caches can be either Virtually Addressed or Physically Addressed. Explain the difference, and give one advantage and one disadvantage to using Virtually addressed caches.
9. (4) Given a logical 25 -bit address and a 2 Meg (2048K)-byte physical memory for a byteaddressable machine,

How big is the physical address space?

How big is the virtual address space?

Assuming 64K-byte pages, how many page frames are there? How many pages? How many bits wide is the page table?

32 page frames, 512 pages, 5 bits wide

Assuming 1K-byte pages, how many page frames are there? How many pages? How many bits wide is the page table?

```
2^11 frames, 2^15 pages, 11 bits wide
```

10. (10 pts) Here is a 12-bit Error Correction code format (same one used in class):

$$
\begin{array}{lllllllllll}
d_{8} & d_{7} & d_{6} & d_{5} & C_{4} & d_{4} & d_{3} & d_{2} & C_{3} & d_{1} & C_{2}
\end{array} C_{1}
$$

a. Given the data bit pattern

00010101
in a machine using the above ECC code, what bit pattern gets sent to memory? (No credit will be given without work being shown.)
b. In this same machine, the following bit pattern is retrieved from memory:

## 010110101110

Assuming the above Error Correction code format, identify and correct any errors that may have occurred during transmission or storage. (No credit will be given without work being shown.)
11. ( 10 pts ) What is the maximum clock frequency possible for the following circuit? (In other words, what is the maximum clock frequency that will still guarantee correct behavior?) Use the following delay values, and assume all input signals become valid at time 0 :

AND: 4ns NAND: 3ns NOT: 2ns MUX: 5ns
Tprop (TFF): 7ns Tsetup (TFF): 3ns Thold (TFF): 1ns
Tprop (DFF): 8ns Tsetup (DFF): 3ns Thold (DFF): 1ns
Note: You must show the path in order to get credit.

12. ( 5 pts ) Add arrows to the following diagram to indicate which signal transitions cause other transitions to occur.


Address Bus Lines


Write Request Line


Data Bus Lines


Slave Synch Line

Now explain in words (briefly) what the arrows you have added are doing. (What is the sequence of events in words?)

1. Please perform the requested action specified on the control lines, Slave.
2. I have done what you asked, Master.
3. Thank you for performing that task for me!
4. You are most welcome - I was happy to do it, and will be glad to do it again in the future if you desire more assistance. Now, I am going to return to my slave quarters to await further commands from you, Master.
5. ( 10 pts ) Add the connections to the following diagram necessary to create a 24 Kx 16 memory. (This might be done in a machine with memory-mapped I/O, for example.) Not all of the hardware shown is required to perform this task.

$$
\begin{array}{ll}
\text { CS - } & \text { Chip Select } \\
\text { OE - } & \text { Output Enable } \\
\text { RD - } & \text { Read (Read/Write, technically) }
\end{array}
$$


14. (17) Hemlock Pickers Computer Corporation features the "Smoothie", a byte-addressable computer with a 64-bit word size and 256 bytes of memory. In this machine accessing main memory takes 5 clock cycles (in addition to the time necessary to do a cache lookup), and the bus between main memory and the processor is 8 -bits wide. In order to improve performance, they are considering adding a 64-byte physically addressed Direct-Mapped cache with a line size of 1 word and an access time of 1 cycle. Given the following address reference sequence (in Hex):

## 0xB5,0x36,0x37,0xCB,0x34

a) Write down how you are partitioning each address (which bits are the Tag, offset, etc.)

Left most 2 are tag, middle 3 are entry number, right most 3 indicate offset into line.
b) In the table below, fill in the proposed Cache's Tag values after each memory reference has been processed. If it is a hit, mark the entry number to indicate this, and if it is a miss enter what the new tag should be. ( X indicates the entry is invalid). There may be more Tag Array entries than you need.

| Tag Array | Contents of Tag Array after processing address (Time -> ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Entry Number | Initial Contents | $\begin{gathered} \hline 0 \times B 5 \\ (10110101) \end{gathered}$ | $\begin{gathered} 0 \times 36 \\ (00110110) \end{gathered}$ | $\begin{gathered} 0 \times 37 \\ (00110111) \end{gathered}$ | 0xCB <br> (11001011) | $0 \times 34$ <br> (00110100) |
| 0 | X |  |  |  |  |  |
| 1 | X |  |  |  | M 11 |  |
| 2 | X |  |  |  |  |  |
| 3 | X |  |  |  |  |  |
| 4 | X |  |  |  |  |  |
| 5 | X |  |  |  |  |  |
| 6 | X | M 10 | M 00 | H |  | H |
| 7 | X |  |  |  |  |  |
| 8 | X |  |  |  |  |  |
| 9 | X |  |  |  |  |  |
| 10 | X |  |  |  |  |  |
| 11 | X |  |  |  |  |  |
| 12 | X |  |  |  |  |  |
| 13 | X |  |  |  |  |  |
| 14 | X |  |  |  |  |  |
| 15 | X |  |  |  |  |  |

What is the Average Memory access time for this sequence of references?
25 ns (125/5)

Now fill in the contents of the Data array after processing the given address reference. Write down only the ones that change.

| Data Array | Data Array Contents after processing address |
| :---: | :---: |
| Entry Number |  |
| 0 |  |
| 1 |  |
| 2 |  |
| 3 |  |
| 4 | $4 \mathrm{c} \mathrm{d} 4 \mathrm{c} 7 \mathrm{8} 82 \mathrm{a0} 38 \mathrm{f9} \mathrm{c} 6$ |
| 5 |  |
| 6 |  |
| 7 |  |
| 8 |  |
| 9 |  |
| 10 |  |
| 11 |  |
| 12 |  |
| 13 |  |
| 14 |  |
| 15 |  |


| Memory Contents at Hex Address XY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Most Significant | Least Significant Digit ( $\mathbf{Y}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Digit (X) | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | a | b | c | d | e | f |
| 0 | 23 | 20 | 6d | 61 | 74 | 74 | 27 | 73 | 20 | 67 | 76 | 69 | 65 | 77 | 20 | 73 |
| 1 | 68 | 65 | 6c | 6c | 20 | 73 | 63 | 72 | 69 | 70 | 74 | 0a | 73 | 65 | 74 | 20 |
| 2 | 67 | 66 | 69 | 6c | 65 | 20 | 3d | 20 | 24 | 31 | 0a | 09 | 65 | 63 | 68 | 6 f |
| 3 | 20 | 2d | 6 e | 20 | 22 | 67 | 67 | 72 | 61 | 70 | 68 | 20 | 24 | 67 | 66 | 69 |
| 4 | 6c | 65 | 2 e | 2e | 2e | 22 | 20 | 0a | 09 | 65 | 63 | 68 | 6f | 20 | 22 | 2 e |
| 5 | 73 | 70 | 20 | 32 | 22 | 20 | 3 e | 21 | 20 | 2 f | 74 | 6d | 70 | 2 f | 74 | 65 |
| 6 | 6d | 70 | 24 | 24 | 2 e | 6 e | 72 | 0a | 09 | 65 | 63 | 68 | 6 f | 20 | 22 | 2 e |
| 7 | 70 | 6f | 20 | 2b | 30 | 2 e | 35 | 69 | 22 | 20 | 3 e | 3 e | 20 | 2 f | 74 | 6d |
| 8 | 23 | 7b | 92 | 08 | 22 | 41 | 85 | 32 | 69 | 73 | 11 | 35 | 97 | 54 | 31 | 48 |
| 9 | 88 | 73 | 48 | 72 | 98 | 21 | 42 | 85 | 62 | 65 | 90 | 84 | 31 | 56 | 55 | 83 |
| a | 43 | 64 | 84 | 36 | 59 | 3c | 8a | 95 | 3b | 8 f | 0e | 41 | 7a | 40 | 2b | 3c |
| b | 4 c | d4 | c7 | 82 | a0 | 38 | f9 | c6 | 29 | a3 | d0 | 9c | 7d | 41 | 2b | 75 |
| c | 54 | 69 | 9c | 3b | b0 | 2a | d9 | 3 e | 45 | 72 | 6 e | f0 | f9 | 3f | a0 | 0a |
| d | 60 | 89 | 43 | d8 | c0 | e7 | 49 | 76 | 59 | 21 | 2c | c8 | a8 | f2 | 87 | 43 |
| e | 76 | 8 f | 2e | a9 | ff | 38 | ae | 65 | dd | cf | 21 | 84 | ce | e4 | 34 | 51 |
| f | 8a | 65 | 30 | 2 f | c9 | 3a | 58 | 72 | 3 e | a0 | 4f | 38 | 96 | 47 | 21 | 80 |

15. (15) Hemlock Pickers decided to experiment with using a smaller, 48-byte 3-way Set Associative Cache (instead of the Direct-mapped Cache) with a line size of 1 word. Remember, the Smoothie is a byte-addressable machine with a 64 -bit word size, an 8 -bit bus between processor and memory, and a Main Memory access time of 5 cycles (in addition to the time necessary to to a cache lookup). The Cache access time is still 1 cycle. Given the same address reference sequence (in Hex ) as before:

## 0xB5,0x36,0x37,0xCB,0x34

a) Write down how you are partitioning each address (which bits are the Tag, offset, etc.)

Left most 4 bits are tag, next bit is entry number, right most 3 are offset into line
b) In the table below, fill in the proposed Cache's Tag values after each memory reference has been processed. If it is a hit, put an " H " in the tag field, and if it is a miss write down what the new tag should be. Use an LRU replacement scheme, and after each address is processed be sure to indicate the age of the references. There may be more entries than you need. MRU $=$ Most Recently Used, LRU $=$ Least Recently Used.

| Tag Array |  |  |  | Contents of Tag Array after processing address (Time -> ) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \mathrm{Set} \\ \# \end{gathered}$ | $\begin{gathered} \text { Entry } \\ \# \end{gathered}$ | Initial contents |  | $\begin{gathered} 0 \times \mathrm{xB5} \\ (10110101) \end{gathered}$ |  | $\begin{gathered} 0 \times 36 \\ (00110110) \end{gathered}$ |  | $\begin{gathered} 0 \times 37 \\ (00110111) \end{gathered}$ |  | $\begin{gathered} \text { 0xCB } \\ (11001011) \end{gathered}$ |  | $\begin{gathered} 0 \times 34 \\ (00110100) \end{gathered}$ |  |
|  |  | Age | Tag | Age | Tag | Age | Tag | Age | Tag | Age | Tag | Age | Tag |
| 0 | 0 | MRU | 1100 |  |  | LRU |  | LRU |  |  |  | LRU |  |
|  | 1 | LRU | 1110 | MRU | 1011 |  |  |  |  |  |  |  |  |
|  | 2 |  | 1000 | LRU |  | MRU | 0011 | MRU | H |  |  | MRU | H |
| 1 | 0 |  | 0100 |  |  |  |  |  |  | LRU |  |  |  |
|  | 1 | MRU | 0001 |  |  |  |  |  |  |  |  |  |  |
|  | 2 | LRU | 1100 |  | , | - |  |  |  | MRU | H (1100) |  |  |
| 2 | 0 | LRU | 0100 |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  | 1001 |  |  |  |  |  |  |  |  |  |  |
|  | 2 | MRU | 0110 |  |  |  |  |  |  |  |  |  |  |
| 3 | 0 | LRU | 0010 |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  | 0111 |  |  |  |  |  |  |  |  |  |  |
|  | 2 | MRU | 0110 |  |  |  |  |  |  |  |  |  |  |

What is the Average Memory access time for this sequence of references?

Average memory reference time is $17 \mathrm{~ns}(85 / 5)$
16. (6 pts) The following tables contain some of the information about a segmented, paged virtual memory system and certain select memory locations. Total physical memory size is 16 K bytes, and the page size is 512 bytes. All numbers in this table are in Hex unless otherwise noted.

| Segment Table |  |  |
| :---: | :---: | :---: |
| Entry <br> Number | Presence <br> Bit | Page <br> Table |
| 0 | 1 | 5 |
| 1 | 0 | 0 |
| 2 | 1 | 0 |
| 3 | 1 | 7 |
| 4 | 1 | 2 |
| 5 | 1 | 3 |
| 6 | 1 | 1 |
| 7 | 1 | 4 |


| Page Table 0 |  |  |  |
| :---: | :---: | :---: | :---: |
| Entry <br> Number | Present? <br> $(1=$ Yes $)$ | Disk <br> Addr | Frame <br> Number |
| 0 | 1 | 1234123 | $0 \times 4$ |
| 1 | 0 | 0893748 | $0 \times 7$ |
| 2 | 1 | 2489567 | $0 \times 1$ |
| 3 | 1 | 9623873 | $0 \times 5$ |
| 7 | 1 | B0F6BD3 | $0 \times 2$ |
| 10 | 0 | 32829 AA | $0 \times 1$ |
| 12 | 1 | 56D87AC | $0 \times 0$ |
| 15 | 1 | 10A876D | $0 \times 6$ |


| Page Table 2 |  |  |  |
| :---: | :---: | :---: | :---: |
| Entry Numbe | $\begin{aligned} & \text { Present? } \\ & (1=\text { Yes }) \end{aligned}$ | Disk Addr | Frame <br> Number |
| 0 | 1 | 1234123 | 0x1 |
| 1 | 0 | 0893748 | 0x3 |
| 2 | 1 | 2489567 | 0x5 |
| 3 | 1 | 9623873 | 0x7 |
| 4 | 1 | BC56BD3 | 0x9 |
| 5 | 0 | 832759E | 0x2 |
| 11 | 1 | 46B37AC | 0x4 |
| 15 | 1 | 810476D | 0x6 |


| Memory |  |
| :---: | :---: |
| Address | Contents |
| 0x00A4 | 0x76 |
| 0x01A4 | 0x73 |
| 0x02A4 | 0x32 |
| 0x03A4 | 0x46 |
| 0x04A4 | 0x30 |
| 0x2AA4 | 0x29 |
| 0x05A4 | 0xa9 |
| 0x09A4 | 0x74 |
| 0x1AA4 | 0x05 |
| 0x0CA4 | 0x23 |
| 0x0DA4 | 0xE3 |
| 0x17A4 | 0xAE |
| 0x26A4 | 0x92 |


| Page Table 5 |  |  |  |
| :---: | :---: | :---: | :---: |
| Entry <br> Number | Present? <br> $(1=$ Yes $)$ | Disk <br> Addr | Frame <br> Number |
| 0 | 1 | 1234123 | $0 \times 2$ |
| 1 | 0 | 0893748 | $0 \times 3$ |
| 5 | 0 | 2489567 | $0 \times 4$ |
| 7 | 1 | 9623873 | $0 \times 4$ |
| 11 | 1 | AE76BD3 | $0 \times 6$ |
| 13 | 0 | 328759 A | $0 \times 7$ |
| 14 | 1 | 11D87BE | $0 \times 1$ |
| 15 | 1 | 91C875D | $0 \times 2$ |


| Page Table 7 |  |  |  |
| :---: | :---: | :---: | :---: |
| Entry | Present? | Disk | Frame |
| Number | (1=Yes) | Addr | Number |
| 0 | 1 | 1234123 | 0x5 |
| 1 | 0 | 0893748 | 0x6 |
| 2 | 1 | 2489567 | 0x1 |
| 3 | 1 | 9623873 | 0x2 |
| 4 | 1 | AE76BD3 | 0x4 |
| 5 | 1 | 328759A | 0x2 |
| 6 | 1 | 56D87AC | 0x5 |
| 7 | 1 | 10A876D | 0x6 |

For each of the following convert the virtual address into a physical address (if possible) and write down the value of the memory location corresponding to the address. If it is not possible to do so, explain why.

0x9EA4 (100)1111)0 10100100 in binary).

Seg 4, Page Table 2, entry 15, frame 6
Addr 0xCA4, Value $=0 \times 23$

0x74A4 (01111010010100100 in binary).
Page Fault (Seg 3, Page table 7, entry 10)

0x3CA4 (0 $01 / 1110$ 0 10100100 in binary).
17. (16) Given the following table, draw the Karnaugh maps for $\mathrm{Y}^{\prime}$ ', $\mathrm{Y} 2^{\prime}$, and $\mathrm{Y} 3^{\prime}$ and Z in terms of $\mathrm{X}, \mathrm{Y} 1, \mathrm{Y} 2$ and Y 3 , and then write minimum boolean equations for each.

| PresentState(Y1 Y2 Y3) | Next State |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{X}=0$ | $X=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |
| 000 | 001 | 001 | 0 | 0 |
| 001 | 101 | 101 | 0 | 0 |
| 010 | 001 | 001 | 0 | 0 |
| 011 | 100 | 100 | 0 | 0 |
| 100 | 001 | 001 | 0 | 1 |
| 101 | 011 | 011 | 1 | 1 |
| 110 | 001 | 001 | 0 | 1 |





Y1

Y1

Y1
18. ( 15 pts ) Given the following Karnaugh maps, implement the sequential machine using a JK FF for Y1, an SR FF for Y2, and a T FF for Y3. You do not need to draw the gates, but you do need to write down the minimized input equations for each of the inputs of each of the Flip Flops in the circuit.



Y3'



Y1




