1. (13 pts) For each question, state which answer is the most apropriate. The first one is done for you.

Questions:

u What is this section of the test?

___ What is a Page Table Cache?

___ What is a flip-flop?

___ What is DMA?

___ Which devices have to worry about head crashes?

___ A multiprogrammed operating system has what goal?

___ What is a dynamic RAM?

___ What is synchronous timing?

___ What properties of programs are exploited in order to make the memory heirarchy possible?

___ What is an interrupt?

___ What is Non-Volatile Memory?

___ What is a parity bit?

___ What is a cache?

___ What is the goal of the memory heirarchy?

Answers:

a) Memory that retains its contents when the power is turned off.
b) A small fast memory holding recently accessed data and/or instructions.
c) Spatial and Temporal locality.
d) A technique used in CD-ROM Drives to increase storage density.
e) A setup that does not require a clock.
f) A structure that holds recent mappings of virtual to physical addresses.
g) An unscheduled subroutine call.
h) The ability of an I/O device to read from and write to memory without processor assistance
i) Hard disk drives.
j) A setup that requires the use of a clock.
k) Memory that loses its values when the power is turned off.
l) A circuit that exhibits purely sequential behavior.
n) A binary digit appended to a group of binary digits to make the sum of all the digits an even number.
o) Because it uses a blue laser.
p) To maximize the efficient use of an expensive resource (the CPU).
q) An integral part of an adder circuit.
r) To make memory perform like it is built of fast memory but cost like it is built out of cheap memory.
s) A type of memory that uses capacitors to store data.
t) A technique used in disk drives to reduce seek time.
u) Gradeable. :-)

2. (7 pts) True/False:

___ The contents of Volatile memory remain after the power is removed.

___ Dynamic RAM is hotter than Static RAM.

___ The length of the data track on a CD is over 5 Kilometers.

___ The Mealy model never requires more states than the Moore model.

___ Virtual memory features a mapping from one space to another.

___ A flip-flop is the same as a gated latch.

___ Segmented paged Virtual Memory is an OS feature only, and doesn't require hardware support.

3. (5 pts) Here is a 12-bit Error Correction code format (same one used in class):

$$d_8 \;\; d_7 \;\; d_6 \;\; d_5 \;\; C_4 \;\; d_4 \;\; d_3 \;\; d_2 \;\; C_3 \;\; d_1 \;\; C_2 \;\; C_1$$

a. Given the *data* bit pattern

1 0 0 1 1 1 0 0

in a machine using the above ECC code, what bit pattern gets sent to memory? (No credit will be given without work being shown.)

4. (5 pts) In this same machine, the following bit pattern is retrieved from memory:

0 1 0 1 1 0 1 0 1 1 1 0

Assuming the above Error Correction code format, identify and correct any errors that may have occurred during transmission or storage. (No credit will be given without work being shown.)

5. (4) What is Cache Coherence? Is it a concern only in parallel computer systems? Why or why not?

6. (5) Caches can be either Virtually or Physically Addressed. Explain the difference, and give one advantage and one disadvantage to using Physically addressed caches.

7. (3) Page tables can be extremely large. Describe one technique we discussed in class that allows only a subset of the page table to be permanently resident in memory. (Using pictures here is a good idea.)

8. (3) What is the Worst Case Path? Why does it matter? (Why is it important?)

9. (6) If a byte-addressable machine generates 19-bit logical addresses and has 256Kbytes of physical memory,

    a. How big is the physical address space?

    b. How big is the virtual address space?

    If a page size is 8K-bytes:

    c. How many page frames are there?

    d. How many pages?

    e. How many bits wide is the page table?

    If the page size is 2K-bytes,

    f. How many page frames are there?

    g. How many pages?

    h. How many bits wide is the page table?

    If the memory is expanded to 1Megabyte, and pages are 4K bytes long,

    i. How many frames are there?

    j. How many pages?

    k. How many bits wide is the page table?

10. (4pts) Assume a task is divided into 4 equal-sized segments, and page tables have 8 entries. Thus, the system has a combination of segmentation and paging. Assume also that the page size is 4K bytes.

    a. What is the maximum size of each segment?

    b. What is the maximum logical address space for the task?

    c. Show how an address is partitioned (what bits are what).

11. (11 pts) Assuming rising edge-triggered flipflops, what is the maximum clock frequency possible for the following circuit? (In other words, what is the maximum clock frequency that will still guarantee correct behavior?) Use the following delay values, and assume all input signals become valid at time 0. (Tprop is the propagation time for the flipflop, the time it takes from the rising edge of the clock until the output of the FF is valid.)

AND: 4ns OR: 5ns NAND: 3ns NOR: 4ns NOT: 1ns MUX: 5ns
Tprop (TFF): 10ns Tsetup (TFF): 4ns Thold (TFF): 1ns
Tprop (DFF): 7ns Tsetup (DFF): 3ns Thold (DFF): 1ns
Tprop (JKFF): 8ns Tsetup (JKFF): 4ns Thold (JKFF): 1ns
Tprop (SRFF): 11ns Tsetup (SRFF): 4ns Thold (SRFF): 1ns

Note: You must show the path in order to get credit.



12. (9 pts) A Master I/O device wishes to do a **write** to a slave device. In the figure below, we see the timing for the Master asserting and releasing the Address Bus lines, the Data Bus lines, and the Write Request line. You are to draw in the Master Synch line, arrows indicating which transition causes which, and then explain in words what is happening during the handshaking.



13. (5 pts) Add the connections to the following diagram necessary to create a 12Kx16 memory. Not all of the hardware shown is required to perform this task.

CS - Chip Select
OE - Output Enable
RD - Read (Read/Write, technically)



In this case, connect A12 and A13 to the 2-4 decoder, OE and RD to all the OE and RD lines on the chips, and then the 00 line from the decoder to the CS of 4 different 4Kx4 chips, the 01 line to another group of 4 CS lines, and the third output of the 2-4 decoder to the third group of 4 chips. Each group of 4Kx4 chips will provide 4Kx16 outputs if you connect their outputs to the data bus correctly.

14. (15) Assume a byte-addressable computer with a 16-bit word size and 256 bytes of memory. In this machine accessing main memory takes 5 clock cycles (in addition to the time necessary to do a cache lookup), and the bus between main memory and the processor is 8-bits wide. This machine also has a 64-byte physically addressed Direct-Mapped cache with a line size of 2 words and an access time of 1 cycle. Given the following address reference sequence (in Hex):

0xB5,0x35,0x37,0xB7,0x38

a) Write down how you are partitioning each address (which bits are the Tag, offset, etc.)

2 4 2

b) In the table below, fill in the proposed Cache's Tag values after each memory reference has been processed. If it is a hit, mark the entry number to indicate this, and if it is a miss enter what the new tag should be. (X indicates the entry is invalid). There may be more Tag Array entries than you need.

Tag Array	Contents of Tag Array after processing address (Time ->)					
Entry Number	Initial Contents	0xB5 (10110101)	0x35 (00110101)	0x37 (00110111)	0xB7 (10110111)	0x38 (00111000)
0	X					
1	X					
2	X					
3	X					
4	X					
5	X					
6	X					
7	X					
8	X					
9	X					
10	X					
11	X					
12	X					
13	X					
14	X					
15	X					

What set of memory addresses are sent to memory on the first miss?

What is the Average Memory access time for this sequence of references?

17

15. (15) What if a 24-byte 3-way Set Associative Cache (instead of the Direct-mapped Cache) with a line size of 1 word is used instead? Remember, this is a byte-addressable machine with a 16-bit word size, an 8-bit bus between processor and memory, and a Main Memory access time of 5 cycles (in addition to the time necessary to to a cache lookup). The Cache access time is still 1 cycle. Given the same address reference sequence (in Hex) as before:

0xB5,0x35,0x37,0xB7,0x38

a) Write down how you are partitioning each address (which bits are the Tag, offset, etc.)

5 2 1

b) In the table below, fill in the proposed Cache's Tag values after each memory reference has been processed. If it is a hit, put an "H" in the tag field, and if it is a miss write down what the new tag should be. Use an LRU replacement scheme, and after each address is processed be sure to indicate the age of the references. There may be more entries than you need. MRU = Most Recently Used, LRU = Least Recently Used.

Tag Array				Contents of Tag Array after processing address (Time ->)									
Set #	Entry #	Initial contents		0xB5 (10110101)		0x35 (00110101)		0x37 (00110111)		0xB7 (10110111)		0x38 (00111000)	
		Age	Tag	Age	Tag	Age	Tag	Age	Tag	Age	Tag	Age	Tag
0	0	MRU	00011										
	1	LRU	01110										
	2		01000										
1	0		00100										
	1	MRU	00001										
	2	LRU	11100										
2	0	LRU	10100										
	1		01001										
	2	MRU	00110										
3	0	LRU	00010										
	1		00111										
	2	MRU	00110										

What is the Average Memory access time for this sequence of references?

7

16. (9 pts) The following tables contain some of the information about a segmented, paged virtual memory system and certain select memory locations. Total physical memory size is 16K bytes, and the page size is 256 bytes. All numbers in this table are in decimal unless otherwise noted. (**Note:** The maximum number of entries in the page tables is significant, but the number of entries in the Segment table is not.)

Segment Table

Entry Number	Presence Bit	Page Table
0	1	5
1	1	2
2	1	0
3	0	7
7	1	5
12	1	3
13	1	1
15	1	4

Page Table 0

Entry Number	Present? (1=Yes)	Disk Addr	Frame Number
0	1	1234123	0x4
2	0	0893748	0x7
4	1	2489567	0x1
8	1	9623873	0x57
16	1	B0F6BD3	0x23
25	0	32829AA	0x1
29	1	56D87AC	0x0
31	1	10A876D	0x6

Page Table 2

Entry Number	Present? (1=Yes)	Disk Addr	Frame Number
0	1	1234123	0x1
1	0	0893748	0x3
2	1	2489567	0x5
3	1	9623873	0x7
4	1	BC56BD3	0x9
6	0	832759E	0x2
10	1	46B37AC	0x4
31	1	810476D	0x6

Memory

Address	Contents
0x00A4	0x76
0x01A4	0x73
0x02A4	0x32
0x03A4	0x46
0x04A4	0x30
0x62A4	0x29
0x06A4	0xa9
0x31A4	0x74
0x0AA4	0x05

Page Table 5

Entry Number	Present? (1=Yes)	Disk Addr	Frame Number
1	1	1234123	0x5
3	0	0893748	0x3
9	0	2489567	0x4
15	1	9623873	0x31
18	1	AE76BD3	0x6
22	0	328759A	0x7
25	1	11D87BE	0x2
31	1	91C875D	0x0

Page Table 7

Entry Number	Present? (1=Yes)	Disk Addr	Frame Number
0	1	1234123	0x5
1	0	0893748	0x6
2	1	2489567	0x1
3	1	9623873	0x2
4	1	AE76BD3	0x4
5	1	328759A	0x0
6	1	56D87AC	0x3
7	1	10A876D	0x6

For each of the following convert the virtual address into a physical address (if possible) and write down the value of the memory location corresponding to the address. If it is not possible to do so, explain why.

0x2AA4 (**0 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0** in binary).

Value of corresponding memory location is 0x30

0x6CA4 (**0 1 1 0 1 1 0 0 1 0 1 0 0 1 0 0** in binary).

0x59A4 (**0 1 0 1 1 0 0 1 1 0 1 0 0 1 0 0** in binary).

0xEFA4 (**1 1 1 0 1 1 1 1 1 0 1 0 0 1 0 0** in binary).

Value of corresponding memory location is 0x74

17. (16) Given the following table, draw the Karnaugh maps for Y1', Y2', and Y3' and Z in terms of X, Y1, Y2 and Y3, and then write **minimum** boolean equations for each. Do not worry if the state transition table takes you to impossible states, or gets stuck in a single state - fixing that is somebody else's problem. :-)

Present State (Y1 Y2 Y3)	Next State X=0 (Y1' Y2' Y3')	Next State X=1 (Y1' Y2' Y3')	Output X=0	Output X=1
000	010	010	0	0
001	101	101	0	0
010	010	010	0	0
011	100	100	0	0
100	001	001	0	0
110	010	010	0	0
111	010	010	1	1



18. (15 pts) Given the following Karnaugh maps, implement the sequential machine using an SR FF for Y1, a JK FF for Y2, and a T FF for Y3. You do not need to draw the gates, but you do need to write down the **minimized** input equations for each of the inputs of each of the Flip Flops in the circuit.

Y1'

			X	X	
		1		1	
	d	1		1	Y3
Y2		1	1	1	Y3
Y2				1	
		Y1	Y1		

Y2'

			X	X	
	1			1	
		1	d		Y3
Y2		1	1		Y3
Y2		1	1		
		Y1	Y1		

Y3'

			X	X	
	1	d		d	
	d	1	1	1	Y3
Y2		1	1	1	Y3
Y2	1			d	
		Y1	Y1		